`timescale 1ns / 1ps

module status_3(
    input a,e,
    output y
    );
    reg temp1;
    always @(*) begin
        if(e==1)temp1=a;
    end
    assign y=temp1;
endmodule
